You are here

Home

VHDL

VHDL Implementation of FIFO Buffer

At the register level design components such as decoders, counters, comparators, arithmetic operators, and other are used to design various digital systems. A FIFO buffer is one of the register level components, which can be used to synchronize two different timing devices. Also, it can be used to boost the signal strength of an incoming signal. FIFO buffer can be found in cache controllers, peripheral communication devices, microprocessors, and many other digital devices.

Theme by Danetsoft and Danang Probo Sayekti inspired by Maksimer